Low cycle fatigue of solder joints is one of the major kinds of failures in second level interconnections of an electronic package. The fatigue failure is caused by thermal strains which are created from a mismatch of coefficients of thermal expansion (CTE) that occurs between two levels of packaging. As the package approaches smaller dimensions, measurements of thermal strains in the solder interconnections become very difficult. In this paper, moire interferometry technique was applied to evaluate the thermal strains in the second level interconnections for both conventional pin-in-hole (PIH) packages and surface mount components. The coefficient of thermal expansion of each component was measured. Thermal strain distributions in the solder interconnections were determined, and reliability issues were discussed. The strains in solder joints of the PIH components were much higher than those of the stacked surface mount components. Even though the surface mount components had a lower inherent strength, their overall mechanical reliability was much higher since they had practically no localized strain concentrations.
Skip Nav Destination
Article navigation
March 1992
Research Papers
Thermal Strain Measurements of Solder Joints in Second Level Interconnections Using Moire Interferometry
Yifan Guo,
Yifan Guo
Technology Laboratory, IBM Corporation, Endicott, NY 13760
Search for other works by this author on:
Charles G. Woychik
Charles G. Woychik
Technology Laboratory, IBM Corporation, Endicott, NY 13760
Search for other works by this author on:
Yifan Guo
Technology Laboratory, IBM Corporation, Endicott, NY 13760
Charles G. Woychik
Technology Laboratory, IBM Corporation, Endicott, NY 13760
J. Electron. Packag. Mar 1992, 114(1): 88-92 (5 pages)
Published Online: March 1, 1992
Article history
Received:
June 30, 1991
Revised:
January 5, 1992
Online:
April 28, 2008
Citation
Guo, Y., and Woychik, C. G. (March 1, 1992). "Thermal Strain Measurements of Solder Joints in Second Level Interconnections Using Moire Interferometry." ASME. J. Electron. Packag. March 1992; 114(1): 88–92. https://doi.org/10.1115/1.2905446
Download citation file:
Get Email Alerts
Cited By
High Gain and Wideband Antenna-in-Package Solution Using Fan-Out Technology
J. Electron. Packag (September 2023)
Process-Factor Optimization of Small-Area Sintered Interconnects for Power Electronics Applications
J. Electron. Packag (September 2023)
A Time Frequency Domain Based Approach for Ball Grid Array Solder Joint Fatigue Analysis Using Global Local Modeling Technique
J. Electron. Packag (September 2023)
Related Articles
Measurement of Thermal Deformation of Interconnect Layers Using SIEM
J. Electron. Packag (September,2002)
Validation of Electronic Package Reliability Using Speckle Interferometry
J. Electron. Packag (September,2002)
Fatigue Properties of Microelectronics Solder Joints
J. Electron. Packag (June,1991)
Low Cycle Fatigue Testing of Ball Grid Array Solder Joints under Mixed-Mode Loading Conditions
J. Electron. Packag (September,2005)
Related Proceedings Papers
Related Chapters
Reliability of Electronic Packaging
Essentials of Electronic Packaging: A Multidisciplinary Approach
Dimensional Measurements and Calibration
Metrology and Instrumentation: Practical Applications for Engineering and Manufacturing
Introduction and Definitions
Handbook on Stiffness & Damping in Mechanical Design